We report a method to improve the polysilicon oxide integrity by using NF 3 -annealing. Incorporating with stronger Si-N and Si-F bonds at the polysilicon/ polyoxide interface, significant improvements are found in terms of roughness, breakdown strength, charge-to-breakdown, and stress-induced-leakage-current.
Introduction
For nonvolatile memories such as erasable-programmable read-only memory (EPROM), electrical-erasable programmable read-only memory (EEPROM), and Flash, thermal oxides grown on n + polysilicon (polyoxides) have been used as the interdielectrics. Requirements of the polyoxides include low leakage current and high electric breakdown field (E bd ) to achieve a long charge retention time. However, polyoxides exhibit lower E bd and higher leakage current than oxides grown on single crystal silicon due to surface roughness caused by the enhanced oxidation at polysilicon grain boundaries. Recent studies show that the reliability of MOS and polyoxide capacitors can be improved by introducing proper amounts of fluorine. [1] [2] [3] It also reported that the N 2 Ogrown and N 2 O-annealing polyoxides have better electrical performance than O 2 -grown polyoxide, which attributes to the nitrogen incorporation at the polysilicon/polyoxide interface. 4, 5) Therefore, in this paper, NF 3 -annealing is proposed to achieve the advantages of both nitrogen and fluorine simultaneously. By using optimized NF 3 flow-rate, it can be expected to improve the polyoxide integrity. As compared to the ion-implantation, this method provides a low cost and high throughput for mass production.
Experimental
The n + -polysilicon/polyoxide/n + -polysilicon capacitors were fabricated on the p-type (100) silicon wafers. First, a 100 nm-thick buried oxide was thermally wet oxidized at 1000
• C. Then the polysilicon layer (bottom polysilicon) with a thickness of 300 nm was deposited and subsequently doped with POCl 3 at 875
• C to obtain a sheet resistance of 40-60 / . The p-glass was stripped off and then an 83 Å polyoxide was grown at 900
• C in dilute (N 2 + O 2 ) ambient. After that, a 300 nm-thick top polysilicon layer was deposited, followed by annealing in the diluted NF 3 gas. Samples were annealed in NF 3 at 600
• C with pressure of 260 mTorr for different time, 10 to 30 minutes in a low-pressure chemicalvapor-deposition (LPCVD) system. After optimization, the flow rates for N 2 and NF 3 are set at 200 and 3 sccm, respectively. Then top polysilicon was doped by POCl 3 as the n + -polysilicon gate electrode at 875
• C for 1 hour. After defining the top gate pattern, a passivation oxide was deposited by plasma enhanced chemical vapor deposition (PECVD) and contact holes were opened. Finally, Aluminum was sputtered, patterned, and sintered at 350
• C for 40 minutes. Fig. 1 . The J-E characteristics of polyoxides with/without NF 3 annealed for positive top-gate bias. The inset is surface roughness for these four samples. Figure 1 shows curves of current density vs electric field. The electric field is defined as V g /T ox , where V g is the gate voltage. The breakdown field, E bd , increases with the introduction of NF 3 -annealing, which reaches a maximum of 15 MV/cm for 20 minutes case. The inset in Fig. 1 shows the root-mean-square roughness measured by the atomic force microscope (AFM) of bottom polysilicon with different NF 3 -annealing time. The value of surface roughness decreases as introduction of NF 3 and reaches to a minimum for 20-min annealing. These results show that 20-min annealing is the optimized condition to obtain the smoothest surface of the bottom polysilicon, and results in a highest E bd in return. For a longer annealing time, i.e., 30-min, excessive fluorine and/or nitrogen atoms break the Si-O-Si bonds and create non-bridging oxygen defects. Figure 2 shows gate voltage shift under constant current stressing at 100 µA/cm 2 for these four samples. NF 3 -annealing samples show a smaller charge trapping-rate than control sample. This implies NF 3 -annealing samples have better immunity to electron trapping than control.
Results and Discussion
As considering the reliability of polyoxide in nonvolatile memories, charge-to-breakdown (Q bd ) is to guaranty long read/write cycles. In the conventional polyoxide fabrication, Q bd values are very small (in the range of 0.01 to 0.1 C/cm 2 ) due to surface roughness and non-uniform polyoxide thickness. Figure 3 shows the Q bd for these four samples. With NF 3 treatments, Q bd increases significantly. Besides the improvement on roughness as mentioned in Fig. 1 , the improved integrity is also due to incorporation of nitrogen and fluorine atoms which relax the interface stress. 2, 4) It is found that Q bd greater than 1 C/cm 2 can be obtained as NF 3 annealing time is larger than 20-min. Finally the stress-induced-leakagecurrent (SILC) was investigated. Mechanism of SILC could be explained by the stress-induced weak sports with a lowing barrier height, the trap-assisted tunneling by the neutral electron trap filling and emptying, and the positive charge assisted tunneling. [6] [7] [8] The fresh and the after stressed I -V curves are shown in Fig. 4 . It is seen that the SILC of the NF 3 -annealing sample was smaller than that of the control sample. Once again, the stronger Si-F and Si-N bonds at the polysilicon/polyoxide interface resulting from the NF 3 annealing made polyoxides less vulnerable than the control sample under the electrical stressing. In this study, all samples were measured with the positive-gate bias and the results of the negative-gate bias were similar to those obtained from the positive-gate bias.
Conclusions
NF 3 -annealing method had been demonstrated to improve the polyoxide integrity. The breakdown field up to 15 MV/cm and charge-to-breakdown more than 1 C/cm 2 can be obtained using NF 3 -annealing. Incorporating with stronger Si-N and Si-F bonds at the polysilicon/polyoxide interface, significant improvements are found in terms of roughness, breakdown strength, charge-to-breakdown, and stress-induced-leakagecurrent.
